JPS6120760Y2 - - Google Patents
Info
- Publication number
- JPS6120760Y2 JPS6120760Y2 JP1980085158U JP8515880U JPS6120760Y2 JP S6120760 Y2 JPS6120760 Y2 JP S6120760Y2 JP 1980085158 U JP1980085158 U JP 1980085158U JP 8515880 U JP8515880 U JP 8515880U JP S6120760 Y2 JPS6120760 Y2 JP S6120760Y2
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor element
- lead frame
- foil lead
- foil
- external connection
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
- H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
Landscapes
- Wire Bonding (AREA)
- Lead Frames For Integrated Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1980085158U JPS6120760Y2 (en]) | 1980-06-17 | 1980-06-17 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1980085158U JPS6120760Y2 (en]) | 1980-06-17 | 1980-06-17 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS578756U JPS578756U (en]) | 1982-01-18 |
JPS6120760Y2 true JPS6120760Y2 (en]) | 1986-06-21 |
Family
ID=29447427
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1980085158U Expired JPS6120760Y2 (en]) | 1980-06-17 | 1980-06-17 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6120760Y2 (en]) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH022277Y2 (en]) * | 1985-03-29 | 1990-01-19 | ||
JP4661645B2 (ja) | 2005-03-23 | 2011-03-30 | トヨタ自動車株式会社 | パワー半導体モジュール |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS52117551A (en) * | 1976-03-29 | 1977-10-03 | Mitsubishi Electric Corp | Semiconductor device |
-
1980
- 1980-06-17 JP JP1980085158U patent/JPS6120760Y2/ja not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS578756U (en]) | 1982-01-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2592308B2 (ja) | 半導体パッケージ及びそれを用いたコンピュータ | |
JPS6370498A (ja) | セラミック基板と熱放散器の組合せ | |
US6351389B1 (en) | Device and method for packaging an electronic device | |
JPS6120760Y2 (en]) | ||
JPH08107166A (ja) | 放熱用フィン | |
JPH0773122B2 (ja) | 封止型半導体装置 | |
JP2620611B2 (ja) | 電子部品搭載用基板 | |
JPH0669119B2 (ja) | 電子部品の熱放散装置 | |
JPS6112678Y2 (en]) | ||
JPH08148647A (ja) | 半導体装置 | |
JPS6125247Y2 (en]) | ||
JP3295987B2 (ja) | 半導体装置の製造方法 | |
JPS6125248Y2 (en]) | ||
JPS6220701B2 (en]) | ||
JPH0574985A (ja) | 半導体素子の実装構造 | |
JPS6120757Y2 (en]) | ||
JP3238906B2 (ja) | 半導体装置 | |
JP3127149B2 (ja) | 半導体装置 | |
JPH0878616A (ja) | マルチチップ・モジュール | |
JP3206545B2 (ja) | 積層可能な半導体装置およびモジュール | |
JP2736155B2 (ja) | ハイブリッドモジュール回路装置 | |
KR900001744B1 (ko) | 반도체장치 | |
JPH0514514Y2 (en]) | ||
JPS60200545A (ja) | 実装基板 | |
JPS61203700A (ja) | 電子回路装置 |